View AD9211-300EBZ_2681336.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

10-bit, 200 msps/250 msps/300 msps, 1.8 v analog-to-digital converter ad9211 rev. 0 information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2007 analog devices, inc. all rights reserved. features snr = 60.1 dbfs @ f in up to 70 mhz @ 300 msps enob of 9.7 @ f in up to 70 mhz @ 300 msps (?1.0 dbfs) sfdr = ?80 dbc @ f in up to 70 mhz @ 300 msps (?1.0 dbfs) excellent linearity dnl = 0.1 lsb typical inl = 0.2 lsb typical lvds at 300 msps (ansi-644 levels) 700 mhz full power analog bandwidth on-chip reference, no external decoupling required integrated input buffer and track-and-hold low power dissipation 437 mw @ 300 mspslvds sdr mode 410 mw @ 300 mspslvds ddr mode programmable input voltage range 1.0 v to 1.5 v, 1.25 v nominal 1.8 v analog and digital supply operation selectable output data format (offset binary, twos complement, gray code) clock duty cycle stabilizer integrated data capture clock applications wireless and wired broadband communications cable reverse path communications test equipment radar and satellite subsystems power amplifier linearization functional block diagram agnd avdd (1.8v) vin+ vin? track-and-hold reference adc 10-bit core output staging lvds clk+ clk? clock management serial port reset sclk sdio csb dco? dco+ or? or+ d9 to d0 dgnd drvdd 10 10 ad9211 pwdn rbias 06041-001 figure 1. general description the ad9211 is a 10-bit monolithic sampling analog-to-digital converter optimized for high performance, low power, and ease of use. the product operates at up to a 300 msps conversion rate and is optimized for outstanding dynamic performance in wideband carrier and broadband systems. all necessary functions, including a track-and-hold (t/h) and voltage reference, are included on the chip to provide a complete signal conversion solution. the adc requires a 1.8 v analog voltage supply and a differential clock for full performance operation. the digital outputs are lvds (ansi-644) compatible and support either twos complement, offset binary format, or gray code. a data clock output is available for proper output data timing. fabricated on an advanced cmos process, the ad9211 is available in a 56-lead lfcsp, specified over the industrial temperature range (?40c to +85c). product highlights 1. high performancemaintains 60.1 dbfs snr @ 300 msps with a 70 mhz input. 2. low powerconsumes only 410 mw @ 300 msps. 3. ease of uselvds output data and output clock signal allow interface to current fpga technology. the on-chip reference and sample-and-hold provide flexibility in system design. use of a single 1.8 v supply simplifies system power supply design. 4. serial port controlstandard serial port interface supports various product functions, such as data formatting, disabling the clock duty cycle stabilizer, power- down, gain adjust, and output test pattern generation. 5. pin-compatible family12-bit pin-compatible family offered as ad9230.
ad9211 rev. 0 | page 2 of 28 table of contents features .............................................................................................. 1 applications....................................................................................... 1 functional block diagram .............................................................. 1 general description ......................................................................... 1 product highlights ........................................................................... 1 revision history ............................................................................... 2 specifications..................................................................................... 3 dc specifications ......................................................................... 3 ac specifications.......................................................................... 4 digital specifications ................................................................... 5 switching specifications .............................................................. 6 timing diagrams.......................................................................... 7 absolute maximum ratings............................................................ 8 thermal resistance ...................................................................... 8 esd caution.................................................................................. 8 pin configurations and function descriptions ........................... 9 typical performance characteristics ........................................... 13 equivalent circuits ......................................................................... 18 theory of operation ...................................................................... 19 analog input and voltage reference ....................................... 19 clock input considerations...................................................... 20 power dissipation and power-down mode ........................... 21 digital outputs ........................................................................... 21 timing ......................................................................................... 22 rbias........................................................................................... 22 ad9211 configuration using the spi ..................................... 22 hardware interface..................................................................... 23 configuration without the spi ................................................ 23 memory map .................................................................................. 25 reading the memory map table.............................................. 25 reserved locations .................................................................... 25 default values ............................................................................. 25 logic levels................................................................................. 25 outline dimensions ....................................................................... 28 ordering guide .......................................................................... 28 revision history 5/07revision 0: initial version
ad9211 rev. 0 | page 3 of 28 specifications dc specifications avdd = 1.8 v, drvdd = 1.8 v, t min = ?40c, t max = +85c, f in = ?1.0 dbfs, full scale = 1.25 v, dcs enabled, unless otherwise noted. table 1. ad9211-200 ad9211-250 ad9211-300 parameter 1 temp min typ max min typ max min typ max unit resolution 10 10 10 bits accuracy no missing codes full guaran teed guaranteed guaranteed offset error 25c 4.3 4.6 4.4 mv full ?12 +12 ?13 +13 ?13 +13 mv gain error 25c 1.0 1.3 1.1 % fs full ?2.2 +4.3 ?2.2 +4.3 ?2.2 +4.3 % fs differential nonlinearity (dnl) 25c 0.1 0.1 0.1 lsb full ?0.5 +0.5 ?0.5 +0.5 ?0.5 +0.5 lsb integral nonlinearity (inl) 25c 0.2 0.2 0.2 lsb full ?0.35 0.35 ?0.45 0.45 ?0.7 +0.7 lsb temperature drift offset error full 8 7 6 v/c gain error full 0.018 0.018 0.018 %/c analog inputs (vin+, vin?) differential input voltage range 2 full 0.98 1.25 1.5 0.98 1.25 1.5 0.98 1.25 1.5 v p-p input common-mode voltage full 1.4 1.4 1.4 v input resistance (differential) full 4.3 4.3 4.3 k input capacitance 25c 2 2 2 pf power supply avdd full 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 v drvdd full 1.7 1.8 1.9 1.7 1.8 1.9 1.7 1.8 1.9 v supply currents i avdd 3 full 134 144 158 169 189 203 ma i drvdd 3 /sdr mode 4 full 51 54 53 55 54 57 ma i drvdd 3 /ddr mode 5 full 35 38 39 ma power dissipation 3 full mw sdr mode 4 full 333 356 380 403 437 468 mw ddr mode 5 full 304 353 410 mw 1 see the an-835 a pplication note , understanding high speed adc testing and evaluation , for a complete set of definitions and how these tests were completed. 2 the input range is programmable through the spi, and the range specified reflects the nominal values of each setting. see the memory map section. 3 i avdd and i drvdd are measured with a ?1 dbfs, 10.3 mhz sine input at rated sample rate. 4 single data rate mode; this is the default mode of the ad9211. 5 double data rate mode; user-programmable feature. see the memory map section.
ad9211 rev. 0 | page 4 of 28 ac specifications 1 avdd = 1.8 v, drvdd = 1.8 v, t min = ?40c, t max = +85c, f in = ?1.0 dbfs, full scale = 1.25 v, dcs enabled, unless otherwise noted. table 2. ad9211-200 ad9211-250 ad9211-300 parameter 2 temp min typ max min typ max min typ max unit snr f in = 10 mhz 25c 59.0 59.5 58.9 59.4 58.6 59.2 db full 58.9 58.7 57.5 db f in = 70 mhz 25c 58.9 59.3 58.8 59.3 58.5 59.1 db full 58.8 58.7 57.0 db f in = 170 mhz 25c 58.5 59.0 58.5 59.0 58.3 58.7 db full 58.4 58.4 57.0 db sinad f in = 10 mhz 25c 59.0 59.5 58.9 59.4 58.6 59.1 db full 58.9 58.7 57.3 db f in = 70 mhz 25c 58.8 59.2 58.8 59.2 58.4 59.0 db full 58.7 58.6 57.0 db f in = 170 mhz 25c 58.2 58.8 58.2 59.0 58.2 58.8 db full 58.1 58.1 56.7 db effective number of bits (enob) f in = 10 mhz 25c 9.8 9.7 9.7 bits f in = 70 mhz 25c 9.7 9.7 9.7 bits f in = 170 mhz 25c 9.6 9.7 9.6 bits worst harmonic (second or third) f in = 10 mhz 25c ?85 ?78 ?86 ?79 ?80 ?75 dbc full ?78 ?77 ?70 dbc f in = 70 mhz 25c ?77 ?75 ?80 ?76 ?80 ?74 dbc full ?75 ?74 ?67 dbc f in = 170 mhz 25c ?77 ?72 ?79 ?70 ?80 ?73 dbc full ?72 ?70 ?67 dbc worst other (sfdr excluding second and third) f in = 10 mhz 25c ?86 ?82 ?82 ?80 ?82 ?75 dbc full ?82 ?77 ?70 dbc f in = 70 mhz 25c ?83 ?81 ?82 ?79 ?80 ?75 dbc full ?81 ?77 ?71 dbc f in = 170 mhz 25c ?81 ?74 ?79 ?77 ?80 ?75 dbc full ?74 ?75 ?70 dbc two-tone imd 140.2 mhz/141.3 mhz @ ?7 dbfs 25c ?78 ?87 ?81 dbc 170.2 mhz/171.3 mhz @ ?7 dbfs 25c ?86 ?82 ?82 dbc analog input bandwidth 25c 700 700 700 mhz 1 all ac specifications tested by driving clk+ and clk? differentially. 2 see the an-835 a pplication note , understanding high speed adc testing and evaluation , for a complete set of definitions and how these tests were completed.
ad9211 rev. 0 | page 5 of 28 digital specifications avdd = 1.8 v, drvdd = 1.8 v, t min = ?40c, t max = +85c, f in = ?1.0 dbfs, full scale = 1.25 v, dcs enabled, unless otherwise noted. table 3. ad9211-200 ad9211-250 ad9211-300 parameter 1 temp min typ max min typ max min typ max unit clock inputs logic compliance full cmos/lvds/lvpec l cmos/lvds/lvpecl cmos/lvds/lvpecl internal common-mode bias full 1.2 1.2 1.2 v differential input voltage full 0.2 6 0.2 6 0.2 6 v p-p input voltage range full avdd ? 0.3 avdd + 1.6 avdd ? 0.3 avdd + 1.6 avdd ? 0.3 avdd + 1.6 v input common-mode range full 1.1 avdd 1.1 avdd 1.1 avdd v high level input voltage (v ih ) full 1.2 3.6 1.2 3.6 1.2 3.6 v low level input voltage (v il ) full 0 0.8 0 0.8 0 0.8 v high level input current (i ih ) full ?10 +10 ?10 +10 ?10 +10 a low level input current (i il ) full ?10 +10 ?10 +10 ?10 +10 a input resistance (differential) full 16 20 24 16 20 24 16 20 24 k input capacitance full 4 4 4 pf logic inputs logic 1 voltage full 0.8 vdd 0.8 vdd 0.8 vdd v logic 0 voltage full 0.2 avdd 0.2 avdd 0.2 avdd v logic 1 input current (sdio) full 0 0 0 a logic 0 input current (sdio) full ?60 ?60 ?60 a logic 1 input current (sclk, pwdn, csb, reset) full 55 55 50 a logic 0 input current (sclk, pwdn, csb, reset) full 0 0 0 a input capacitance 25c 4 4 4 pf logic outputs 2 v od differential output voltage full 247 454 247 454 247 454 mv v os output offset voltage full 1.125 1.375 1.125 1.375 1.125 1.375 v output coding twos complement, gray code, or offset binary (default) 1 see the an-835 a pplication note , understanding high speed adc testing and evaluation , for a complete set of definitions and how these tests were completed. 2 lvds r termination = 100 .
ad9211 rev. 0 | page 6 of 28 switching specifications avdd = 1.8 v, drvdd = 1.8 v, t min = ?40c, t max = +85c, f in = ?1.0 dbfs, full scale = 1.25 v, dcs enabled, unless otherwise noted. table 4. ad9211-200 ad9211-250 ad921-300 parameter (conditions) temp min typ max min typ max min typ max unit maximum conversion rate full 200 250 300 msps minimum conversion rate full 40 40 40 msps clk+ pulse width high (t ch ) full 2.25 2.5 1.8 2.0 1.5 1.7 ns clk+ pulse width low (t cl ) full 2.25 2.5 1.8 2.0 1.5 1.7 ns output (lvds ? sdr mode) 1 data propagation delay (t pd ) full 3.0 3.0 3.0 ns rise time (t r ) (20% to 80%) 25c 0.2 0.2 0.2 ns fall time (t f ) (20% to 80%) 25c 0.2 0.2 0.2 ns dco propagation delay (t cpd ) full 3.9 3.9 3.9 ns data to dco skew (t skew ) full ?0.3 +0.1 +0.5 ?0.3 +0 .1 +0.5 ?0.3 +0.1 +0.5 ns latency full 7 7 7 cycles output (lvds ? ddr mode) 2 data propagation delay (t pd ) full 3.8 3.8 3.8 ns rise time (t r ) (20% to 80%) 25c 0.2 0.2 0.2 ns fall time (t f ) (20% to 80%) 25c 0.2 0.2 0.2 ns dco propagation delay (t cpd ) full 3.9 3.9 3.9 ns data to dco skew (t skew ) full ?0.5 +0.1 +0.3 ?0.5 +0 .1 +0.3 ?0.5 +0.1 +0.3 ns latency full 7 7 7 cycles aperture uncertainty (jitter, t j ) 25c 0.2 0.2 ps rms 1 see figure 2. 2 see figure 3.
ad9211 rev. 0 | page 7 of 28 timing diagrams n ? 1 n n + 2 n + 3 n + 4 n + 5 n + 1 clk+ n ? 7 n ? 6 n ? 5 n ? 4 n ? 3 clk? dco+ dco? dx+ dx? vin t a t ch t cl 1/ f s t cpd t skew t pd 06041-002 figure 2. single data rate mode n ? 1 n n + 2 n + 3 n + 4 n + 5 n + 1 clk+ clk? dco+ dco? d5 n ? 8 d0 n ? 7 d5 n ? 7 d0 n ? 6 d5 n ? 6 d0 n ? 5 d5 n ? 5 d0 n ? 4 d5 n ? 4 d0 n ? 3 d0/d5+ d0/d5? d9 n ? 8 d4 n ? 7 d9 n ? 7 d4 n ? 6 d9 n ? 6 d4 n ? 5 d9 n ? 5 d4 n ? 4 d9 n ? 4 d4 n ? 3 d4/d9+ d4/d9? vin t a t ch t cl 1/ f s t cpd t skew t pd 5 msbs 5 lsbs 06041-003 figure 3. double data rate mode
ad9211 rev. 0 | page 8 of 28 absolute maximum ratings table 5. parameter rating electrical avdd to agnd ?0.3 v to +2.0 v drvdd to drgnd ?0.3 v to +2.0 v agnd to drgnd ?0.3 v to +0.3 v avdd to drvdd ?2.0 v to +2.0 v d0+/d0? through d9+/d9? to drgnd ?0.3 v to drvdd + 0.3 v dco to drgnd ?0.3 v to drvdd + 0.3 v or to dgnd ?0.3 v to drvdd + 0.3 v clk+ to agnd ?0.3 v to +3.9 v clk? to agnd ?0.3 v to +3.9 v vin+ to agnd ?0.3 v to avdd + 0.2 v vin? to agnd ?0.3 v to avdd + 0.2 v sdio/dcs to dgnd ?0.3 v to drvdd + 0.3 v pwdn to agnd ?0.3 v to +3.9 v csb to agnd ?0.3 v to +3.9 v sclk/dfs to agnd ?0.3 v to +3.9 v environmental storage temperature range ?65c to +125c operating temperature range ?40c to +85c lead temperature (soldering 10 sec) 300c junction temperature 150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. thermal resistance the exposed paddle must be soldered to the ground plane for the lfcsp package. soldering the exposed paddle to the customer board increases the reliability of the solder joints, maximizing the thermal capability of the package. table 6. package type ja jc unit 56-lead lfcsp (cp-56-2) 30.4 2.9 c/w typical ja and jc are specified for a 4-layer board in still air. airflow increases heat dissipation, effectively reducing ja . in addition, metal in direct contact with the package leads from metal traces, and through holes, ground, and power planes reduces the ja . esd caution
ad9211 rev. 0 | page 9 of 28 pin configurations and function descriptions dnc = do not connect pin 1 indicator 1 d1? 2 d1+ 3 d2? 4 d2+ 5 d3? 6 d3+ 7 drvdd 8 drgnd 9 d4? 10 d4+ 11 d5? 12 d5+ 13 d6? 14 d6+ 35 vin+ 36 vin? 37 avdd 38 avdd 39 avdd 40 cml 41 avdd 42 avdd 34 avdd 33 avdd 32 avdd 31 rbias 30 avdd 29 pwdn 1 5 d 7 ? 1 6 d 7 + 1 7 d 8 ? 1 9 ( m s b ) d 9 ? 2 1 o r ? 2 0 ( m s b ) d 9 + 2 2 o r + 2 3 d r g n d 2 4 d r v d d 2 5 s d i o / d c s 2 6 s c l k / d f s 2 7 c s b 2 8 r e s e t 1 8 d 8 + 4 5 c l k ? 4 6 a v d d 4 7 d r v d d 4 8 d r g n d 4 9 d c o ? 5 0 d c o + 5 1 d n c 5 2 d n c 5 3 d n c 5 4 d n c 4 4 c l k + 4 3 a v d d top view (not to scale) pin 0 (exposed paddle) = agnd ad9211 5 5 d 0 ? ( l s b ) 5 6 d 0 + ( l s b ) 06041-004 figure 4. ad9211 single data rate mode pin configuration table 7. single data rate mode pin function descriptions pin no. mnemonic description 30, 32 to 34, 37 to 39, 41 to 43, 46 avdd 1.8 v analog supply. 7, 24, 47 drvdd 1.8 v digital output supply. 0 agnd 1 analog ground. 8, 23, 48 drgnd 1 digital output ground. 35 vin+ analog inputtrue. 36 vin? analog inputcomplement. 40 cml common-mode output pin. enabled through the sp i, this pin provides a reference for the optimized internal bias voltage for vin+/vin?. 44 clk+ clock inputtrue. 45 clk? clock inputcomplement. 31 rbias set pin for chip bias current. (place 1% 10 k resistor terminated to ground.) nominally 0.5 v. 28 reset cmos-compatible chip reset (active low). 25 sdio/dcs serial port interface (spi) data input/output (ser ial port mode); duty cycle stabilizer select (external pin mode). 26 sclk/dfs serial port interface clock (serial port mode); data format select pin (external pin mode). 27 csb serial port chip select (active low). 29 pwdn chip power-down. 49 dco? data clock outputcomplement. 50 dco+ data clock outputtrue. 51 to 54 dnc do not connect. 55 d0? d0 complement output bit (lsb). 56 d0+ d0 true output bit (lsb). 1 d1? d1 complement output bit. 2 d1+ d1 true output bit. 3 d2? d2 complement output bit. 4 d2+ d2 true output bit. 5 d3? d3 complement output bit. 6 d3+ d3 true output bit. 9 d4? d4 complement output bit. 10 d4+ d4 true output bit.
ad9211 rev. 0 | page 10 of 28 pin no. mnemonic description 11 d5? d5 complement output bit. 12 d5+ d5 true output bit. 13 d6? d6 complement output bit. 14 d6+ d6 true output bit. 15 d7? d7 complement output bit. 16 d7+ d7 true output bit. 17 d8? d8 complement output bit. 18 d8+ d8 true output bit. 19 d9? d9 complement output bit (msb). 20 d9+ d9 true output bit (msb). 21 or? overrange complement output bit. 22 or+ overrange true output bit. 1 agnd and drgnd should be tied to a common quiet ground plane.
ad9211 rev. 0 | page 11 of 28 dnc = do not connect pin 1 indicator 1 d2/d7? 2 d2/d7+ 3 d3/d8? 4 d3/d8+ 5 (msb) d4/d9? 6 (msb) d4/d9+ 7 drvdd 8 drgnd 9 or? 10 or+ 11 dnc 12 dnc 13 dnc 14 dnc 35 vin+ 36 vin? 37 avdd 38 avdd 39 avdd 40 cml 41 avdd 42 avdd 34 avdd 33 avdd 32 avdd 31 rbias 30 avdd 29 pwdn 1 5 d n c 1 6 d n c 1 7 d n c 1 9 d n c 2 1 d n c / ( o r ? ) 2 0 d n c 2 2 d n c / ( o r + ) 2 3 d r g n d 2 4 d r v d d 2 5 s d i o / d c s 2 6 s c l k / d f s 2 7 c s b 2 8 r e s e t 1 8 d n c 4 5 c l k ? 4 6 a v d d 4 7 d r v d d 4 8 d r g n d 4 9 d c o ? 5 0 d c o + 5 1 d n c 5 2 d n c 5 3 d 0 / d 5 ? ( l s b ) 5 4 d 0 / d 5 + ( l s b ) 4 4 c l k + 4 3 a v d d top view (not to scale) pin 0 (exposed p addle) = agnd ad9211 5 5 d 1 / d 6 ? 5 6 d 1 / d 6 + 06041-005 figure 5. ad9211 double data rate pin configuration table 8. double data rate mode pin function descriptions pin no. mnemonic description 30, 32 to 34, 37 to 39, 41 to 43, 46 avdd 1.8 v analog supply. 7, 24, 47 drvdd 1.8 v digital output supply. 0 agnd 1 analog ground. 8, 23, 48 drgnd 1 digital output ground. 35 vin+ analog inputtrue. 36 vin? analog inputcomplement. 40 cml common-mode output pin. enabled through the sp i, this pin provides a reference for the optimized internal bias voltage for vin+/vin?. 44 clk+ clock inputtrue. 45 clk? clock inputcomplement. 31 rbias set pin for chip bias current. (place 1% 10 k resistor terminated to ground.) nominally 0.5 v. 28 reset cmos-compatible chip reset (active low). 25 sdio/dcs serial port interface (spi) data input/output (ser ial port mode); duty cycle stabilizer select (external pin mode). 26 sclk/dfs serial port interface clock (serial port mo de); data format select pin (external pin mode). 27 csb serial port chip select (active low). 29 pwdn chip power-down. 49 dco? data clock outputcomplement. 50 dco+ data clock outputtrue. 53 d0/d5? d1/d7 complement output bit (lsb). 54 d0/d5+ d1/d7 true output bit (lsb). 55 d1/d6? d2/d8 complement output bit. 56 d1/d6+ d2/d8 true output bit. 1 d2/d7? d3/d9 complement output bit. 2 d2/d7+ d3/d9 true output bit. 3 d3/d8? d4/d10 complement output bit. 4 d3/d8+ d4/d10 true output bit. 5 d4/d9? d5/d11 complement output bit (msb). 6 d4/d9+ d5/d11 true output bit (msb).
ad9211 rev. 0 | page 12 of 28 pin no. mnemonic description 9 or? d6 complement output bit. (this pin is disabled if pin 21 is reconfigured through the spi to be or?.) 10 or+ d6 true output bit. (this pin is disabled if pin 22 is reconfigured through the spi to be or+.) 11 to 20, 51, 52 dnc do not connect. 21 dnc/(or?) do not connect. (this pin can be reconfigured as the overrange complement output bit through the serial port register.) 22 dnc/(or+) do not connect. (this pin can be reconfigured as the overrange true output bit through the serial port register.) 1 agnd and drgnd should be tied to a common quiet ground plane.
ad9211 rev. 0 | page 13 of 28 frequency (mhz) (dbfs) typical performance characteristics avdd = 1.8 v, drvdd = 1.8 v, rated sample rate, dcs enabled, t a = 25c, 1.25 v p-p differential input, ain = ?1 dbfs, unless otherwise noted. 0 ?120 01 0 0 ?20 ?40 ?60 ?80 ?100 25 50 75 200msps 10.3mhz @ ?1.0dbfs snr: 59.5db enob: 9.8bits sfdr: 85dbc 06041-012 frequency (mhz) (dbfs) figure 6. ad9211-200 64k point single-tone fft; 200 msps, 10.3 mhz 0 ?120 01 0 0 ?20 ?40 ?60 ?80 ?100 25 50 75 200msps 70.3mhz @ ?1.0dbfs snr: 59.3db enob: 9.7bits sfdr: ?77dbc 06041-013 frequency (mhz) (dbfs) figure 7. ad9211-200 64k point single-tone fft; 200 msps, 70.3 mhz 0 ?120 01 06041-014 95 55 01 8 0 frequency (mhz) snr and sfdr (db) 90 85 80 75 70 65 60 snr (db) 20 40 60 80 100 120 140 160 sfdr 06041-016 90 0 ?90 0 amplitude (dbfs) snr and sfdr (db) 0 0 ?20 ?40 ?60 ?80 ?100 25 50 75 200msps 170.3mhz @ ?1.0dbfs snr: 59.0db enob: 9.6bits sfdr: 77dbc figure 8. ad9211-200 64k point single-tone fft; 200 msps, 170.3 mhz figure 9. ad9211-200 single-tone snr/sfdr vs. input frequency (f in ) with 1.25 v p-p full scale; 200 msps sfdr (dbfs) 80 70 60 50 40 30 20 10 snr (dbfs) snr (db) sfdr (db) ?80 ?70 ?60 ?50 ?40 ?30 ?20 ?10 06041-017 0.25 ?0.25 01 0 2 4 output code dbl (lsb) figure 10. ad9211-200 snr/sfdr vs. input amplitude; 170.3 mhz 0.20 0.15 0.10 0.05 0 ?0.05 ?0.10 ?0.15 ?0.20 06041-018 256 512 768 figure 11. ad9211-200 inl; 200 msps
ad9211 rev. 0 | page 14 of 28 output code dbl (lsb) 0.5 ?0.5 01 0 2 4 0 ?120 0 125.00 frequency (mhz) (dbfs) 250msps 170.3mhz @ ?1.0dbfs snr: 59.0db enob: 9.7bits sfdr: ?79dbc 0.4 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 ?0.4 ?20 ?40 ?60 ?80 ?100 06041-021 06041-025 8 0 256 512 768 31.25 62.50 93.75 figure 12. ad9211-200 dnl; 200 msps 0 ?120 0 125.00 frequency (mhz) (dbfs) ?20 ?40 ?60 ?80 ?100 31.25 62.50 93.75 250msps 10.3mhz @ ?1.0dbfs snr: 59.4db enob: 9.7bits sfdr: 86dbc 06041-023 figure 13. ad9211-250 64k point single-tone fft; 250 msps, 10.3 mhz 0 ?120 0 125.00 frequency (mhz) (dbfs) ?20 ?40 ?60 ?80 ?100 31.25 62.50 93.75 250msps 70.3mhz @ ?1.0dbfs snr: 59.2db enob: 9.7bits sfdr: 80dbc 06041-024 figure 14. ad9211-250 64k point single-tone fft; 250 msps, 70.3 mhz figure 15. ad9211-250 64k point single-tone fft; 250 msps, 170.3 mhz 95 55 01 frequency (mhz) snr and sfdr (db) 90 85 80 75 70 65 60 20 40 60 80 100 120 140 160 snr (db) sfdr 06041-027 figure 16. ad9211-250 single-tone snr/sfdr vs. input frequency (f in ) with 1.25 v p-p full scale; 250 msps 100 0 ?90 0 amplitude (dbfs) snr and sfdr (db) ?80 ?70 ?60 ?50 ?40 ?30 ?20 ?10 90 80 70 60 50 40 30 20 10 snr (db) sfdr (db) snr (dbfs) sfdr (dbfs) 06041-028 figure 17. ad9211-250 snr/sfdr vs. input amplitude; 250 msps, 170.3 mhz
ad9211 rev. 0 | page 15 of 28 output code dbl (lsb) 0.25 ?0.25 01 0 2 4 0.20 0.15 0.10 0.05 0 ?0.05 ?0.10 ?0.15 ?0.20 256 512 768 06041-029 output code dbl (lsb) figure 18. ad9211-250 inl; 250 msps 0.5 ?0.5 01 0 2 4 0.4 0.3 0.2 0.1 0 ?0.1 ?0.2 ?0.3 ?0.4 256 512 768 06041-032 frequency (mhz) (dbfs) figure 19. ad9211-250 dnl; 250 msps 0 ?120 01 5 0 ?20 ?40 ?60 ?80 ?100 25 50 75 100 125 300msps 10.3mhz @ ?1.0dbfs snr: 59.2db enob: 9.7bits sfdr: 80dbc 06041-034 0 ?120 01 5 0 frequency (mhz) (dbfs) 300msps 70.3mhz @ ?1.0dbfs snr: 59.1db enob: 9.7bits sfdr: 80dbc ?20 ?40 ?60 ?80 ?100 25 50 75 100 125 06041-035 0 ?120 01 5 0 frequency (mhz) (dbfs) figure 20. ad9211-300 64k point single-tone fft; 300 msps, 10.3 mhz figure 21. ad9211-300 64k point single-tone fft; 300 msps, 70.3 mhz 300msps 170.3mhz @ ?1.0dbfs snr: 58.7db enob: 9.7bits sfdr: 80dbc ?20 ?40 ?60 ?80 ?100 25 50 75 100 125 06041-036 95 55 01 8 0 frequency (mhz) snr and sfdr (db) figure 22. ad9211-300 64k point single-tone fft; 300 msps, 170.3 mhz 90 85 80 75 70 65 60 snr (db) sfdr 06041-038 20 40 60 80 100 120 140 160 figure 23. ad9211-300 single-tone snr/sfdr vs. input frequency (f in ) with 1.25 v p-p full scale; 300 msps
ad9211 rev. 0 | page 16 of 28 90 0 ?90 0 amplitude (dbfs) snr and sfdr (db) 80 70 60 50 40 30 20 10 ?80 ?70 ?60 ?50 ?40 ?30 ?20 ?10 snr (db) sfdr (db) sfdr (dbfs) 06041-039 snr (dbfs) figure 24. ad9211-300 snr/sfdr vs. input amplitude; 300 msps, 170.3 mhz 0.25 ?0.25 01 0 2 4 output code dbl (lsb) 0.20 0.15 0.10 0.05 0 ?0.05 ?0.10 ?0.15 ?0.20 256 512 768 06041-040 figure 25. ad9211-300 inl; 300 msps 0 ?120 0 frequency (mhz) (dbfs) 20 40 60 80 100 120 140 ?20 ?40 ?60 ?80 ?100 06041-041 figure 26. ad9211-300 64k point, two-tone fft; 300 msps, 170.1 mhz, 171.1 mhz 0.25 ?0.25 01 output code dbl (lsb) 0 2 4 0.20 0.15 0.10 0.05 0 ?0.05 ?0.10 ?0.15 ?0.20 256 512 768 06041-043 figure 27. ad9211-300 dnl; 300 msps 100 0 ?80 0 amplitude (dbfs) sfdr (db) 90 80 70 60 50 40 30 20 10 sfdr (dbfs) sfdr (dbc) 06041-044 ?70 ?60 ?50 ?40 ?30 ?20 ?10 figure 28. ad9211-300 two-tone sfdr vs. input amplitude; 300 msps, 170.1 mhz, 171.1 mhz 0 ?120 0 122.88 frequency (mhz) (dbfs) ?20 ?40 ?60 ?80 ?100 30.72 61.44 92.16 245.76msps 190.1mhz 06041-045 figure 29. ad9211-300 64k point fft; three w-cdma carriers, if = 190.1 mhz, 245.6 msps
ad9211 rev. 0 | page 17 of 28 85 80 75 70 65 60 55 50 1.01.11.21.31.41.51.61.71. snr/sfdr (db) v cm (v) 8 snr (db) sfdr (dbc) 06041-046 figure 30. snr/sfdr vs. common-mode voltage; 300 msps, 70.3 mhz @ ?1 dbfs 2.5 2.0 1.5 1.0 0.5 0 ?0.5 ?60 120 100 8060 40 20 0 ?20?40 gain (%fs) temperature (c) 06041-050 figure 31. gain vs. temperature 6.0 5.5 5.0 4.5 4.0 3.5 3.0 2.5 2.0 ?40 ?30 ?20 ?10 0 908070605040302010 offset (mv) temperature (c) 06041-051 figure 32. offset vs. temperature
ad9211 rev. 0 | page 18 of 28 equivalent circuits 1.2v 10k ? 10k? clk+ clk? avdd 06041-006 figure 33. clock inputs vin+ avdd buf vin? avdd buf 2k ? 2k ? buf avdd v cml ~1.4v 06041-007 figure 34. analog inputs (v cml = ~1.4 v) sclk/dfs reset pwdn 1k ? 30k ? 06041-008 figure 35. equivalent sclk/d fs, reset, pwdn input circuit c sb 1k ? 26k ? a vdd 06041-064 figure 36. equivalent csb input circuit drvdd dataout+ v? v+ dataout? v+ v? 06041-009 figure 37. lvds outputs (dx+, dx?, or+, or?, dco+, dco?) sdio/dcs 1k? drvdd 06041-065 figure 38. equivalent sdio/dcs input circuit
ad9211 rev. 0 | page 19 of 28 theory of operation the ad9211 architecture consists of a front-end sample and hold amplifier (sha) followed by a pipelined switched capacitor adc. the quantized outputs from each stage are combined into a final 10-bit result in the digital correction logic. the pipelined architecture permits the first stage to operate on a new input sample, while the remaining stages operate on preceding samples. sampling occurs on the rising edge of the clock. each stage of the pipeline, excluding the last, consists of a low resolution flash adc connected to a switched capacitor dac and interstage residue amplifier (mdac). the residue amplifier magnifies the difference between the reconstructed dac output and the flash input for the next stage in the pipeline. one bit of redundancy is used in each stage to facilitate digital correction of flash errors. the last stage simply consists of a flash adc. the input stage contains a differential sha that can be ac- or dc-coupled in differential or single-ended mode. the output- staging block aligns the data, carries out the error correction, and passes the data to the output buffers. the output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. during power-down, the output buffers go into a high impedance state. analog input and voltage reference the analog input to the ad9211 is a differential buffer. for best dynamic performance, the source impedances driving vin+ and vin? should be matched such that common-mode settling errors are symmetrical. the analog input is optimized to provide superior wideband performance and requires that the analog inputs be driven differentially. snr and sinad performance degrades significantly if the analog input is driven with a single- ended signal. a wideband transformer, such as mini-circuits? adt1-1wt, can provide the differential analog inputs for applications that require a single-ended-to-differential conversion. both analog inputs are self-biased by an on-chip resistor divider to a nominal 1.3 v. an internal differential voltage reference creates positive and negative reference voltages that define the 1.25 v p-p fixed span of the adc core. this internal voltage reference can be adjusted by means of spi control. see the ad9211 configuration using the spi section for more details. differential input configurations optimum performance is achieved while driving the ad9211 in a differential input configuration. for baseband applications, the ad8138 differential driver provides excellent performance and a flexible interface to the adc. the output common-mode voltage of the ad8138 is easily set to avdd/2 + 0.5 v, and the driver can be configured in a sallen-key filter topology to provide band limiting of the input signal. vin+ vin? avdd cml ad8138 523 ? 499 ? 499? 499? 33 ? 33 ? 49.9 ? 1v p-p 0.1f 20pf ad9211 0 6041-055 figure 39. differential input configuration using the ad8138 at input frequencies in the second nyquist zone and above, the performance of most amplifiers may not be adequate to achieve the true performance of the ad9211. this is especially true in if undersampling applications where frequencies in the 70 mhz to 100 mhz range are being sampled. for these applications, differential transformer coupling is the recommended input configuration. the signal characteristics must be considered when selecting a transformer. most rf transformers saturate at frequencies below a few mhz, and excessive signal power can also cause core saturation, which leads to distortion. in any configuration, the value of the shunt capacitor, c, is dependent on the input frequency and may need to be reduced or removed. vin+ vin? 15? 15? 50 ? 1.25v p- p 0.1f 2pf ad9211 0 6041-056 figure 40. differential transformercoupled configuration as an alternative to using a transformer-coupled input at frequencies in the second nyquist zone, the ad8352 differential driver can be used (see figure 41 ). ad9211 ad8352 0 ? r 0 ? c d r d r g 0.1f 0.1f 0.1f vin+ vin? cml c 0.1f 0.1f 16 1 2 3 4 5 11 r 0.1f 0.1f 10 8, 13 14 v cc 200 ? 200 ? a nalog input a nalog input 06041-066 figure 41. differential input configuration using the ad8352
ad9211 rev. 0 | page 20 of 28 clock input considerations for optimum performance, the ad9211 sample clock inputs (clk+ and clk?) should be clocked with a differential signal. this signal is typically ac-coupled into the clk+ pin and clk? pin via a transformer or capacitors. these pins are biased internally and require no additional bias. figure 42 shows one preferred method for clocking the ad9211. the low jitter clock source is converted from single-ended to differential using an rf transformer. the back-to-back schottky diodes across the secondary transformer limit clock excursions into the ad9211 to approximately 0.8 v p-p differential. this helps prevent the large voltage swings of the clock from feeding through to other portions of the ad9211 and preserves the fast rise and fall times of the signal, which are critical to low jitter performance. 0.1f 0.1f 0.1f 0.1f clock input 50? 100 ? clk? clk+ adc ad9211 mini-circuits adt1?1wt, 1:1z xfmr schottky diodes: hsm2812 06041-059 figure 42. transformer-coupled differential clock if a low jitter clock is available, another option is to ac couple a differential pecl signal to the sample clock input pins, as shown in figure 43 . the ad9510 / ad9511 / ad9512 / ad9513 / ad9514 / ad9515 family of clock drivers offers excellent jitter performance. 100 ? 0.1f 0.1f 0.1f 0.1f 240 ? 240 ? ad9510/ad9511/ ad9512/ad9513/ ad9514/ad9515 50 ? * 50 ? * clk clk * 50 ? resistors are optional. clk? clk+ adc ad9211 pecl driver clock input clock input 06041-060 figure 43. differential pecl sample clock clock input clock input 100 ? 0.1f 0.1f 0.1f 0.1f 50 ? * lvds driver 50? * clk clk * 50 ? resistors are optional. clk? clk+ adc ad9211 ad9510/ad9511/ ad9512/ad9513/ ad9514/ad9515 06041-067 figure 44. differential lvds sample clock in some applications, it is acceptable to drive the sample clock inputs with a single-ended cmos signal. in such applications, clk+ should be directly driven from a cmos gate, and the clk? pin should be bypassed to ground with a 0.1 f capacitor in parallel with a 39 k resistor (see figure 45 ). although the clk+ input circuit supply is avdd (1.8 v), this input is designed to withstand input voltages up to 3.3 v, making the selection of the drive logic voltage very flexible. 0.1f 0.1f 0.1f 39k ? cmos driver 50? * optional 100 ? 0.1f clk clk *50 ? resistor is optional. clk? clk+ adc ad9211 a d9510/ad9511/ ad9512/ad9513/ ad9514/ad9515 clock input 06041-068 figure 45. single-ended 1.8 v cmos sample clock 0.1f 0.1f 0.1f cmos driver clk clk * 50 ? resistor is optional. 0.1f clk? clk+ a d9510/ad9511/ ad9512/ad9513/ ad9514/ad9515 adc ad9211 clock input 50 ? * optional 100? 06041-069 figure 46. single-ended 3.3 v cmos sample clock clock duty cycle considerations typical high speed adcs use both clock edges to generate a variety of internal timing signals. as a result, these adcs may be sensitive to clock duty cycle. commonly, a 5% tolerance is required on the clock duty cycle to maintain dynamic performance characteristics. the ad9211 contains a duty cycle stabilizer (dcs) that retimes the nonsampling edge, providing an internal clock signal with a nominal 50% duty cycle. this allows a wide range of clock input duty cycles without affecting the performance of the ad9211. when the dcs is on, noise and distortion perfor- mance are nearly flat for a wide range of duty cycles. however, some applications may require the dcs function to be off. if so, keep in mind that the dynamic range performance can be affected when operated in this mode. see the ad9211 configuration using the spi section for more details on using this feature. the duty cycle stabilizer uses a delay-locked loop (dll) to create the nonsampling edge. as a result, any changes to the sampling frequency require approximately eight clock cycles to allow the dll to acquire and lock to the new rate.
ad9211 rev. 0 | page 21 of 28 clock jitter considerations high speed, high resolution adcs are sensitive to the quality of the clock input. the degradation in snr at a given input frequency (f a ) due only to aperture jitter (t j ) can be calculated by snr degradation = 20 log 10 [? f a t j ] in this equation, the rms aperture jitter represents the root mean square of all jitter sources, including the clock input, analog input signal, and adc aperture jitter specifications. if undersampling applications are particularly sensitive to jitter (see figure 47 ). the clock input should be treated as an analog signal in cases where aperture jitter may affect the dynamic range of the ad9211. power supplies for clock drivers should be separated from the adc output driver supplies to avoid modulating the clock signal with digital noise. low jitter, crystal-controlled oscillators make the best clock sources. if the clock is generated from another type of source (by gating, dividing, or other methods), it should be retimed by the original clock at the last step. refer to the an-501 application note and the an-756 application note for more in-depth information about jitter performance as it relates to adcs (visit www.analog.com ). 1 10 100 1000 16 bits 14 bits 12 bits 30 40 50 60 70 80 90 100 110 120 130 0.125ps 0.25ps 0.5ps 1.0ps 2.0ps analog input frequency (mhz) 10 bits 8 bits rms clock jitter requirement snr (db) 06041-061 figure 47. ideal snr vs. input frequency and jitter power dissipation an d power-down mode the power dissipated by the ad9211 is proportional to its sample rate. the digital power dissipation does not vary much because it is determined primarily by the drvdd supply and bias current of the lvds output drivers. by asserting pwdn (pin 29) high, the ad9211 is placed in standby mode or full power-down mode, as determined by the contents of serial port register 08. reasserting the pwdn pin low returns the ad9211 to its normal operational mode. an additional standby mode is supported by means of varying the clock input. when the clock rate falls below 20 mhz, the ad9211 assumes a standby state. in this case, the biasing network and internal reference remain on, but digital circuitry is powered down. upon reactivating the clock, the ad9211 resumes normal operation after allowing for the pipeline latency. digital outputs digital outputs and timing the ad9211 differential outputs conform to the ansi-644 lvds standard on default power-up. this can be changed to a low power, reduced signal option similar to the ieee 1596.3 standard using the spi. this lvds standard can further reduce the overall power dissipation of the device, which reduces the power by ~39 mw. see the memory map section for more information. the lvds driver current is derived on-chip and sets the output current at each output equal to a nominal 3.5 ma. a 100 differential termination resistor placed at the lvds receiver inputs results in a nominal 350 mv swing at the receiver. the ad9211 lvds outputs facilitate interfacing with lvds receivers in custom asics and fpgas that have lvds capability for superior switching performance in noisy environments. single point-to-point net topologies are recommended with a 100 termination resistor placed as close to the receiver as possible. no far-end receiver termination and poor differential trace routing may result in timing errors. it is recommended that the trace length is no longer than 24 inches and that the differential output traces are kept close together and at equal lengths. an example of the lvds output using the ansi standard (default) data eye and a time interval error (tie) jitter histogram with trace lengths less than 24 inches on regular fr-4 material is shown in figure 48 . figure 49 shows an example of when the trace lengths exceed 24 inches on regular fr-4 material. notice that the tie jitter histogram reflects the decrease of the data eye opening as the edge deviates from the ideal position. it is up to the user to determine if the waveforms meet the timing budget of the design when the trace lengths exceed 24 inches. 500 ?500 ?400 ?300 ?200 ?100 0 100 200 300 400 ?3?2?10123 eye diagram: voltage (mv) time (ns) 14 12 10 8 6 4 2 0 ?40 ?20 0 20 40 tie jitter histogram (hits) time (ps) 06041-070 figure 48. data eye for lvds outputs in ansi mode with trace lengths less than 24 inches on standard fr-4, ad9211-250
ad9211 rev. 0 | page 22 of 28 600 ?600 ?400 ?200 0 200 400 ?3?2?10123 eye diagram: voltage (mv) time (ns) 12 10 8 6 4 2 0 ?100 0 100 tie jitter histogram (hits) time (ps) 06041-071 figure 49. data eye for lvds outputs in ansi mode with trace lengths greater than 24 inches on standard fr-4, ad9211-250 the format of the output data is offset binary by default. an example of the output coding format can be found in table 12 . if it is desired to change the output data format to twos comple- ment, see the ad9211 configuration using the spi section. an output clock signal is provided to assist in capturing data from the ad9211. the dco is used to clock the output data and is equal to the sampling clock (clk) rate. in single data rate mode (sdr), data is clocked out of the ad9211 and must be captured on the rising edge of the dco. in double data rate mode (ddr), data is clocked out of the ad9211 and must be captured on the rising and falling edges of the dco. see the timing diagrams shown in figure 2 and figure 3 for more information. output data rate and pinout configuration the output data of the ad9211 can be configured to drive 10 pairs of lvds outputs at the same rate as the input clock signal (single data rate, or sdr, mode), or five pairs of lvds outputs at 2 the rate of the input clock signal (double data rate, or ddr, mode). sdr is the default mode; the device may be reconfigured for ddr by setting bit 3 in register 14 (see tabl e 13 ). out-of-range (or) an out-of-range condition exists when the analog input voltage is beyond the input range of the adc. or is a digital output that is updated along with the data output corresponding to the particular sampled input voltage. thus, or has the same pipeline latency as the digital data. or is low when the analog input voltage is within the analog input range and high when the analog input voltage exceeds the input range, as shown in figure 50 . or remains high until the analog input returns to within the input range and another conversion is completed. by logically anding or with the msb and its complement, over- range high or underrange low conditions can be detected. 1 0 0 0 0 1 o r data outputs or +fs ? 1 lsb +fs ? 1/2 lsb +fs ?fs ?fs + 1/2 lsb ?fs ? 1/2 lsb 1111 1111 1111 0000 0000 0000 1111 1111 1111 0000 0000 0000 1111 1111 1110 0001 0000 0000 06041-062 figure 50. or relation to input voltage and output data timing the ad9211 provides latched data outputs with a pipeline delay of seven clock cycles. data outputs are available one propagation delay (t pd ) after the rising edge of the clock signal. the length of the output data lines and loads placed on them should be minimized to reduce transients within the ad9211. these transients can degrade the converters dynamic performance. the ad9211 also provides data clock output (dco) intended for capturing the data in an external register. the data outputs are valid on the rising edge of dco. the lowest typical conversion rate of the ad9211 is 40 msps. at clock rates below 1 msps, the ad9211 assumes the standby mode. rbias the ad9211 requires the user to place a 10 k resistor between the rbias pin and ground. this resister should have a 1% tolerance and is used to set the master current reference of the adc core. ad9211 configuration using the spi the ad9211 spi allows the user to configure the converter for specific functions or operations through a structured register space inside the adc. this gives the user added flexibility to customize device operation depending on the application. addresses are accessed (programmed or readback) serially in one-byte words. each byte may be further divided down into fields, which are documented in the memory map section. there are three pins that define the serial port interface or spi to this particular adc. they are the spi sclk/dfs, spi sdio/dcs, and csb pins. the sclk/dfs (serial clock) is used to synchronize the read and write data presented the adc. the sdio/dcs (serial data input/output) is a dual-purpose pin that allows data to be sent and read from the internal adc memory map registers. the csb is an active low control that enables or disables the read and write cycles (see table 9 ).
ad9211 rev. 0 | page 23 of 28 hardware interface table 9. serial port pins mnemonic function the pins described in table 9 comprise the physical interface between the users programming device and the serial port of the ad9211. all serial pins are inputs with an open-drain configuration and should be tied to an external pull-up or pull- down resistor (suggested value of 10 k). sclk sclk (serial clock) is the serial shift clock in. sclk is used to synchronize serial interface reads and writes. sdio sdio (serial data input/ output) is a dual-purpose pin. the typical role for this pin is an input and output depending on the instruction being sent and the relative position in the timing frame. this interface is flexible enough to be controlled by either proms or pic mirocontrollers as well. this provides the user with an alternate method to program the adc other than a spi controller. csb csb (chip select bar) is an active low control that gates the read and write cycles. reset master device reset. when asserted, device assumes default settings. active low. if the user chooses not to use the spi interface, some pins serve a dual function and are associated with a specific function when strapped externally to avdd or ground during device power on. the configuration without the spi section describes the strappable functions supported on the ad9230. the falling edge of the csb, in conjunction with the rising edge of the sclk, determines the start of the framing. an example of the serial timing and its definitions can be found in figure 51 and table 11 . configuration without the spi during an instruction phase, a 16-bit instruction is transmitted. data then follows the instruction phase and is determined by the w0 and w1 bits, which is 1 or more bytes of data. all data is composed of 8-bit words. the first bit of each individual byte of serial data indicates whether this is a read or write command. this allows the serial data input/output (sdio) pin to change direction from an input to an output. in applications that do not interface to the spi control registers, the spi sdio/dcs and spi sclk/dfs pins can alternately serve as standalone cmos-compatible control pins. when the device is powered up, it is assumed that the user intends to use the pins as static control lines for the duty cycle stabilizer. in this mode, the spi csb chip select should be connected to ground, which disables the serial port interface. table 10. mode selection mnemonic data may be sent in msb or in lsb first mode. msb first is default on power-up and can be changed by changing the con- figuration register. for more information about this feature and others, see the an-877 , interfacing to high speed adcs via spi . external voltage configuration avdd duty cycle stabilizer enabled spi sdio/dcs agnd duty cycle stabilizer disabled avdd twos complement enabled spi sclk/dfs agnd offset binary enabled don?t care don?t care don?t care don?t care sdio sclk csb t s t dh t hi t clk t lo t ds t h r/w w1 w0 a12 a11 a10 a9 a8 a7 d5 d4 d3 d2 d1 d0 0 6041-063 figure 51. serial port interface timing diagram
ad9211 rev. 0 | page 24 of 28 table 11. serial timing definitions parameter timing (minimum, ns) description t ds 5 setup time between the data and the rising edge of sclk t dh 2 hold time between the data and the rising edge of sclk t clk 40 period of the clock t s 5 setup time between csb and sclk t h 2 hold time between csb and sclk t hi 16 minimum period that sclk should be in a logic high state t lo 16 minimum period that sclk should be in a logic low state t en_sdio 1 minimum time for the sdio pin to switch from an input to an output relative to the sclk falling edge (not shown in figure 51 ) t dis_sdio 5 minimum time for the sdio pin to switch from an output to an input relative to the sclk rising edge (not shown in figure 51 ) table 12. output data format input (v) condition (v) offset binary output mode d11 to d0 twos complement mode d11 to d0 gray code mode (spi accessible) d11 to d0 or vin+ ? vin? < 0.62 0000 0000 00 0000 0000 00 0000 0000 00 1 vin+ ? vin? = 0.62 0000 0000 00 0000 0000 00 0000 0000 00 0 vin+ ? vin? = 0 0000 0000 00 0000 0000 00 0000 0000 00 0 vin+ ? vin? = 0.62 1111 1111 11 1111 1111 11 0000 0000 00 0 vin+ ? vin? > 0.62 + 0.5 lsb 1111 1111 11 1111 1111 11 0000 0000 00 1
ad9211 rev. 0 | page 25 of 28 memory map reading the memory map table each row in the memory map table has eight address locations. the memory map is roughly divided into three sections: chip configuration register map (address 0x00 to address 0x02), transfer register map (address 0xff), and program register map (address 0x08 to address 0x2a). the addr. (hex) column of the memory map indicates the register address in hexadecimal, and the default value (hex) column shows the default hexadecimal value that is already written into the register. the bit 7 (msb) column is the start of the default hexadecimal value given. for example, hexadecimal address 0x09, clock, has a hexa decimal default value of 0x01. this means bit 7 = 0, bit 6 = 0, bit 5 = 0, bit 4 = 0, bit 3 = 0, bit 2 = 0, bit 1 = 0, and bit 0 = 1, or 0000 0001 in binary. the default value enables the duty cycle stabilizer. overwriting this default so that bit 0 = 0 disables the duty cycle stabilizer. for more information on this and other functions, consult the an-877 a pplication n ote, interfacing to high speed adcs via spi . reserved locations undefined memory locations should not be written to other than their default values suggested in this data sheet. addresses that have values marked as 0 should be considered reserved and have a 0 written into their registers during power-up. default values coming out of reset, critical registers are preloaded with default values. these values are indicated in table 13 . other registers do not have default values and retain the previous value when exiting reset. logic levels an explanation of various registers follows: bit is set is synonymous with bit is set to logic 1 or writing logic 1 for the bit. similarly, clear a bit is synonymous with bit is set to logic 0 or writing logic 0 for the bit. table 13. memory map register addr. (hex) parameter name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments chip configuration registers 00 chip_port_config 0 lsb first soft reset 1 1 soft reset lsb first 0 0x18 the nibbles should be mirrored by the user so that lsb or msb first mode registers correctly, regardless of shift mode. 01 chip_id 8-bit chip id, bits[7:0] ad9211 = 0x06 read- only default is unique chip id, different for each device. this is a read- only register. 02 chip_grade 0 0 0 speed grade: 00 = 300 msps 01 = 250 msps 10 = 200 msps x x x read- only child id used to differentiate graded devices. transfer register ff device_update 0 0 0 0 0 0 0 sw transfer 0x00 synchronously transfers data from the master shift register to the slave.
ad9211 rev. 0 | page 26 of 28 addr. (hex) parameter name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments adc functions 08 modes 0 0 pwdn: 0 = full (default) 1 = standby 0 0 internal power-down mode: 000 = normal (power-up, default) 001 = full power-down 010 = standby 011 = normal (power-up) note: external pwdn pin overrides this setting. 0x00 determines various generic modes of chip operation. 09 clock 0 0 0 0 0 0 0 duty cycle stabilizer: 0 = disabled 1 = enabled (default) 0x01 od test_io reset pn23 gen: 1 = on 0 = off (default) reset pn9 gen: 1 = on 0 = off (default) output test mode: 0000 = off (default) 0001 = midscale short 0010 = +fs short 0011 = ?fs short 0100 = checker board output 0101 = pn 23 sequence 0110 = pn 9 0111 = one/zero word toggle 1000 = unused 1001 = unused 1010 = unused 1011 = unused 1100 = unused (format determined by output_mode) 0x00 when set, the test data is placed on the output pins in place of normal data. of ain_config 0 0 0 0 0 analog input disable: 1 = on 0 = off (default) cml enable: 1 = on 0 = off (default) 0 0x00 14 output_mode 0 0 output enable: 0 = enable (default) 1 = disable ddr: 1 = enabled 0 = disabled (default) output invert: 1 = on 0 = off (default) data format select: 00 = offset binary (default) 01 = twos complement 10 = gray code 0x00 0 15 output_adjust 0 0 lvds course adjust: 0 = 3.5 ma (default) 1 = 2.0 ma lvds fine adjust: 001 = 3.50 ma 010 = 3.25 ma 011 = 3.00 ma 100 = 2.75 ma 101 = 2.50 ma 110 = 2.25 ma 111 = 2.00 ma 0x00 0 16 output_phase output clock polarity 1 = inverted 0 = normal (default) 0 0 0 0x03
ad9211 rev. 0 | page 27 of 28 addr. (hex) parameter name bit 7 (msb) bit 6 bit 5 bit 4 bit 3 bit 2 bit 1 bit 0 (lsb) default value (hex) default notes/ comments 17 flex_output_delay output delay enable: 0 = enable 1 = disable output clock delay: 00000 = 0.1 ns 00001 = 0.2 ns 00010 = 0.3 ns 11101 = 3.0 ns 11110 = 3.1 ns 11111 = 3.2 ns 0 18 flex_vref input voltage range setting: 10000 = 0.98 v 10001 = 1.00 v 10010 = 1.02 v 10011 = 1.04 v 11111 = 1.23 v 00000 = 1.25 v 00001 = 1.27 v 01110 = 1.48 v 01111 = 1.50 v 0 2a ovr_config or position (ddr mode only): 0 = pin 9, pin 10 1 = pin 21, pin 22 or enable: 1 = on (default) 0 = off 00000001
ad9211 rev. 0 | page 28 of 28 outline dimensions compliant to jedec standards mo-220-vlld-2 112805-0 pin 1 indicator top view 7.75 bsc sq 8.00 bsc sq 1 56 14 15 43 42 28 29 4.45 4.30 sq 4.15 0.50 0.40 0.30 0.30 0.23 0.18 0.50 bsc 0.20 ref 12 max 0.80 max 0.65 typ 1.00 0 .85 0 .80 6.50 ref seating plane 0.60 max 0.60 max pin 1 indicator coplanarity 0.08 0.05 max 0.02 nom 0.30 min exposed pad (bottom view) figure 52. 56-lead lead frame chip scale package [lfcsp_vq] 8 mm 8 mm body, very thin quad (cp-56-2) dimensions shown in millimeters ordering guide model temperature range package description package option ad9211bcpz-200 1 ?40c to +85c 56-lead lead frame chip scale package [lfcsp_vq] cp-56-2 ad9211bcpz-250 1 ?40c to +85c 56-lead lead frame chip scale package [lfcsp_vq] cp-56-2 ad9211bcpz-300 1 ?40c to +85c 56-lead lead frame chip scale package [lfcsp_vq] cp-56-2 ad9211-200ebz 1 lvds evaluation board with ad9211bcpz-200 ad9211-250ebz 1 lvds evaluation board with ad9211bcpz-250 AD9211-300EBZ 1 lvds evaluation board with ad9211bcpz-300 1 z = rohs compliant part. ?2007 analog devices, inc. all rights reserved. trademarks and registered trademarks are the property of their respective owners. d06041-0-5/07(0)

▲Up To Search▲

Price & Availability of AD9211-300EBZ

	To Download AD9211-300EBZ Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .